Regviz

Silicon Labs /BGM220SC12WGA /RAC_S /SYNTHREGCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNTHREGCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/RAC_S/SYNTHREGCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (vref0p6000)MMDLDOVREFTRIM 0 (vref0p6000)CHPLDOVREFTRIM

CHPLDOVREFTRIM=vref0p6000, MMDLDOVREFTRIM=vref0p6000

Description

No Description

Fields

MMDLDOVREFTRIM

SYTRIMMMDREGVREF

0 (vref0p6000): undefined

1 (vref0p6125): undefined

2 (vref0p6250): undefined

3 (vref0p6375): undefined

4 (vref0p6500): undefined

5 (vref0p6625): undefined

6 (vref0p6750): undefined

7 (vref0p6875): undefined
CHPLDOVREFTRIM

SYTRIMCHPREGVREF

0 (vref0p6000): undefined

1 (vref0p6125): undefined

2 (vref0p6250): undefined

3 (vref0p6375): undefined

4 (vref0p6500): undefined

5 (vref0p6625): undefined

6 (vref0p6750): undefined

7 (vref0p6875): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data